Posted:3 weeks ago|
Platform:
Work from Office
Full Time
Position: ASIC RTL Design Lead (SI90FT RM 3217) Job Description: Innovate, implement, and verify RTL code for complex PHY sub systems dealing with high speed blocks using Verilog/System Verilog knowledge of Power Intent format (UPF) and Timing Constraints (SDC) is a must. Collaborate with DFT, PD, Hardware and Firmware teams for delivering the most optimal solution Previous experience with storage systems, protocols, in NAND flash /DRAM controller PHY Basic understanding of PHY system level concepts Experience in PHY architecture, power management and Registers understanding to interact with FW design. Proficient in C, C++, Lint Excellent interpersonal skills and Team Player High level of integrity and commitment to quality and timeliness. Understanding of Hardware Block Diagrams, Schematics Understanding of PHY Architecture document and programming guidelines Understanding of PHY integration guidelines implementation Strong can-do attitude Job Category: Embedded HW_SW Job Type: Full Time Job Location: Bangalore Experience: 9+ YEARS Notice period: 0-30 days
Sourceright Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Sourceright Technologies
Technology / Human Resources
150 Employees
90 Jobs
Key People
Bengaluru
20.0 - 25.0 Lacs P.A.
11.0 - 15.0 Lacs P.A.
Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru
20.0 - 25.0 Lacs P.A.
10.0 - 15.0 Lacs P.A.
Pune, Chennai, Bengaluru
19.0 - 22.5 Lacs P.A.
Ahmedabad
12.0 - 16.0 Lacs P.A.
Bengaluru
16.0 - 18.0 Lacs P.A.
Bengaluru
10.0 - 15.0 Lacs P.A.
Bengaluru
13.0 - 15.0 Lacs P.A.
12.0 - 16.0 Lacs P.A.