Home
Jobs

Analog Mixed Signal Verification Engineer

5 - 10 years

9 - 13 Lacs

Hyderabad Bengaluru

Posted:12 hours ago| Platform: Naukri logo

Apply

Skills Required

GSM Simulation ISO Analog Verilog Ethernet Perl PCIE UVM Python

Work Mode

Work from Office

Job Type

Full Time

Job Description


Job Description Summary
We are looking for an expert AMS Verification Engineer that is familiar with the complete flow/methodology and can establish a modern AMS verification environment in a high-paced start-up.
Responsibilities
  • Review existing company designs and understand communication standards
  • Establish a state-of-the-art AMS verification environment
  • Co-develop an AMS verification plan with DSP/Digital/Analog teams from chip specification
  • Execute plan and debug issues with team
  • Develop test benches and models
  • Provide feedback to design teams for AMS netlist optimization
  • Expand and monitor AMS verification coverage and drive schedule timeliness
  • Assist with debug simulations for silicon bring-up as necessary
  • Create reports and documentation of AMS verification results and coverage
Minimum Qualifications
  • PhD/MSEE with at least 5 years domain expertise and have prior circuit design experience
  • Proven record of AMS verification for mixed-signal SOCs in example fields such as:
    • Ethernet/PCIe/MIPI
    • DSL/DOCSIS
    • 11, GSM/LTE
  • Ethernet/PCIe/MIPI
  • DSL/DOCSIS
  • 11, GSM/LTE
  • Expert at one of Cadence AMS-D/Incisive/Xcelium, Mentor Symphony, Synopsys VCS-AMS
  • Able to model analog circuits in Verilog / Verilog-A / Verilog-AMS / SystemVerilog and adept with simulations in Explorer/Assembler
    • Experience in solving Analog-Digital tool interaction issues and simulation slowness
  • Experience in solving Analog-Digital tool interaction issues and simulation slowness
  • Good written and verbal communication skills
  • Additional experience in the following preferred:
  • PERL, Python
  • UVM, UPF
  • Analog timing verification and .LIB generation
  • DSP based data communication systems design
  • ISO 26262 FuSa certification (SC-AFSP)

More Jobs at Aviva Links

Digital Verification Engineer

Pune, Bengaluru

Experience: Not specified

|

INR 2 - 7 Lacs

Digital Verification Engineer

Pune, Bengaluru

5.0 - 10.0 yrs
|

INR 6 - 9 Lacs

Analog Mixed Signal Verification Engineer

Hyderabad, Bengaluru

5.0 - 10.0 yrs
|

INR 9 - 13 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store
coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Aviva Links

RecommendedJobs for You

Aviva Links logo

Analog Mixed Signal Verification Engineer

Aviva Links

Hyderabad, Bengaluru

Mips logo

Senior Engineer - SOC Design Verification

Mips

Bengaluru

Robert Bosch Engineering and Business Solutions Private Limited logo

ASIC Verification EEJ 2024

Robert Bosch Engineering and Business Solutions Private Limited

Hosur, Bengaluru

Aviva Links logo

Analog Mixed Signal Verification Engineer

Aviva Links

Hyderabad, Bengaluru

SM Electronic logo

Signal and Power Integrity Engineer

SM Electronic

Bengaluru

ACL Digital logo

Design Verification Engineer

ACL Digital

Hyderabad, Telangana, India

Proxelera logo

DV Engineer (PCIE)

Proxelera

Bengaluru

Google logo

Silicon Design Verification Engineer II

Google

Bengaluru

Google logo

Silicon Design Verification Engineer

Google

Bengaluru

Google logo

Silicon Low Power Design Verification Engineer

Google

Bengaluru