Posted:2 weeks ago|
Platform:
On-site
Full Time
An experienced application engineer to focus on FPGA & ACAP Compilation flows, design closure ease-of-use, tools specification, validation, documentation, and key customer’s support
Open Position1 No.
Basic Job Deliverable:• Contribute to triaging reported issues in several Vivado product areas, such as design entry, synthesis, implementation, and help engineering address them effectively.
• Actively explore innovative methodologies and their impact on flow and design practices, with emphasis on timing closure and compile time, as well as productivity with the new Versal ACAP family.
• Develop and deliver training materials on new features and methodologies.
• Stay current with and propose the internal use of industry approaches, algorithms, and practices.
Communication Skills::• Ability to communicate technical information in an organized and understandable fashion.
• Customer oriented approach with a demonstrated concern and desire to work with and assist customers.
• Good organizational skills with the ability to multitask, prioritize, and track many activities.
• Outstanding oral and written communication skills.
Interested,please drop your updated resume to janagaradha.n@acldigital.com
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
hyderabad, telangana, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed