Location:
Bangalore, India
Experience:
2+ Years
Notice Period:
Immediate to 1 Month Preferred
About Genisup India Private Limited
Genisup India Private Limited is a leading semiconductor and system design company headquartered in Bangalore. We specialize in Foundational IP Fabless Design, Semiconductor & Product Engineering, and IoT solutions. Our client portfolio includes top-tier companies such as NXP, Qualcomm, and Analog Devices. We are committed to delivering innovative solutions and technical excellence in the semiconductor industry.
Role Overview
We are looking for an experienced Senior Analog Layout Design Engineer with strong expertise in standard cell layout design to join our team. In this role, you will be responsible for designing, developing, and modifying full custom layouts for standard cells across advanced process nodes. Youll contribute to floorplanning from sub-block to chip top level while ensuring design rule compliance and optimal performance. Immediate joiners or candidates with up to a 1-month notice period are preferred.
Key Responsibilities
- Design, develop, and modify full custom layout designs for Standard Cells
- Execute floorplanning from sub-block to chip top level
- Implement hierarchical layout assembly and standard cell planning
- Improve and determine methods and procedures for layout development flow to ensure efficiency and accuracy
- Collaborate with design engineers to optimize layout designs for performance and manufacturability
- Conduct layout verification and ensure compliance with design rules and specifications
- Interpret CALIBRE DRC, LVS, ANT, EM/IR results and address issues effectively
- Implement solutions for reliability concerns including ESD, Electro migration & IR, and Latch-up
- Provide technical guidance and mentorship to junior layout engineers
Required Qualifications
- BTech in Electronics or related field
- 2+ years of hands-on experience in standard cell layout design
- Experience working with FDSO 22nm, CMOS 28nm, 40nm, 16nm ffc and beyond process nodes
- Proficiency with Cadence Virtuoso Design suite
- High-level expertise in layout floorplanning and hierarchical layout assembly
- Strong understanding of DRC, LVS, ANT, and EM/IR verification techniques
- Demonstrated knowledge of reliability issues (ESD, Electro migration, Latch-up)
- Excellent analytical and problem-solving abilities
- Strong communication skills and ability to mentor junior team members
Preferred Skills
- Scripting experience in CSH, PERL or SKILL
- Experience with advanced FinFET technology nodes
- Knowledge of parasitic extraction and back-annotation
- Familiarity with design for manufacturing (DFM) techniques
- Experience with custom analog circuit layout optimization
Why Join Genisup
- Work with industry-leading semiconductor technologies
- Collaborate with a team of technical experts on cutting-edge projects
- Clear path for professional growth and advancement
- Competitive compensation package
- Dynamic and innovation-focused work environment
Join Genisup and be a part of a team that is pushing the boundaries of chip design! We offer a competitive compensation package and a stimulating work environment.
Genisup India is an equal opportunity employer. We evaluate qualified applicants without regard to race, color, religion, gender, national origin, age, or any other protected characteristics.