Sr Principal Software Engineer

10 - 18 years

50 - 75 Lacs

Bengaluru

Posted:1 week ago| Platform: Naukri logo

Apply

Skills Required

RTL design Career development VHDL static timing analysis Aerospace FPGA System design System verilog Xilinx Automotive

Work Mode

Work from Office

Job Type

Full Time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique One Cadence - One Team culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other every day. Job Summary: We are looking for 14+ years of experience having the following skillset: Strong RTL design fundamentals using HDLs like VHDL/Verilog/System verilog Strong understanding of AMD (Xilinx) ultrascale, versal FPGAs architecture and use of vivado for FPGA place and route. Constraints definitions for FPGAs. Doing Static Timing Analysis. Familiarity with FPGA prototyping or emulation is a plus. Passionate to learn and explore new technologies and demonstrates good analysis and problem-solving skills. Good written and verbal communication skills, should be a quick learner and a team player. We re doing work that matters. Help us solve what others can t.

Mock Interview

Practice Video Interview with JobPe AI

Start Rtl Design Interview Now
Cadence
Cadence

Software, Electronic Design Automation

San Jose

Approx. 8,000 Employees

176 Jobs

    Key People

  • Anirudh Devgan

    President and CEO
  • Tom Beckley

    Senior Vice President

RecommendedJobs for You

Bengaluru / Bangalore, Karnataka, India

Bengaluru / Bangalore, Karnataka, India