Posted:2 weeks ago|
Platform:
Work from Office
Full Time
Develop verification environments for our ICs using Universal Verification Methodology (UVM); Job Description In your new role you will: create and define verification plans; develop verification environments for our ICs using Universal Verification Methodology (UVM); draw on test scenarios using SystemVerilog; verify functionality using the Constrained Random approach; develop assertions in SystemVerilog for formal verification; Interact with other disciplines, such as Concept and ApplicationEngineering, to define verification plans and strategies; provide proactive support to users of our verification flowenvironment; be responsible for our verification methods; Your Profile You are best equipped for this task if you have: You have successfully completed a university degree in Electrical Engineering, Computer Science or a similar academic discipline; You have at least 3 years of experience in Constrained-Random Metric-Driven Verification You have capabilities and experience in working withmicrocontroller-based ICs, as well as security and safety requirements; You have good know-how with UVM especially using SystemVerilog; Have knowledge of firmware and RTL design (VHDL); Ideally have knowledge of working with Verification IPs (VIPs) Contact: swati.gupta@infineon.com We are on a journey to create the best Infineon for everyone.
Infineon
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Infineon
5.0 - 10.0 Lacs P.A.
15.0 - 19.0 Lacs P.A.
Bengaluru
12.0 - 22.0 Lacs P.A.
10.0 - 20.0 Lacs P.A.
Experience: Not specified
15.0 - 20.0 Lacs P.A.
Bengaluru, Dallas
55.0 - 60.0 Lacs P.A.
Pune, Bengaluru
8.0 - 9.0 Lacs P.A.
Hyderabad
15.0 - 30.0 Lacs P.A.
12.0 - 15.0 Lacs P.A.
5.0 - 8.0 Lacs P.A.