Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home
>
Jobs in hyderabad
>
Microchip Technology
>
Principal IO Mixed Signal Design Engineer

Principal IO Mixed Signal Design Engineer

Microchip Technology

7 - 12 years

12 - 17 Lacs

hyderabad bengaluru

Posted:1 day ago| Platform:

Apply

Skills Required

asic dft simulation architecture fpga coding usb analytical circuit designing verilog

Work Mode

Work from Office

Job Type

Full Time

Job Description

Are you looking for a unique opportunity to be a part of something greatWant to join a 17,000-member team that works on the technology that powers the world around usLooking for an atmosphere of trust, empowerment, respect, diversity, and communicationHow about an opportunity to own a piece of a multi-billion dollar (with a B!) global organizationWe offer all that and more at Microchip Technology Inc.

Job Description:

As a member of Microchip s engineering community, the mixed signal design engineer will be responsible for integration and verification of mixed signal blocks in high-speed IO s in FPGA s. The successful candidate will be involved in floor planning, place and route, timing closure and integration of mixed signal blocks in the IOs.

Duties & Responsibilities

Responsible for the integration of mixed signal blocks in the IO, which includes generation of constraint files, floor planning and place and route of performance critical digital blocks in the IO signal path, and timing closure using STA.
Develop and integrate custom mixed signal circuits for high-speed DDR and other IO applications in advanced FinFET nodes. Experience in place and route, timing closure is required.
Work with the IO lead to understand the design requirements and translate them into circuit architectures, implement and simulate them.
Work closely with layout engineers on floorplan, placement and routing of their designs. Create efficient power delivery and signal routing topology to reduce congestion.
Deliver to the chip lead all collaterals such as Verilog and functional models, timing libraries, netlists for chip level integration.
Perform co-sim and AMS simulation to verify functionality of designs as and when necessary
Evaluate new design architectures and integration techniques to continuously improve the current and future IO design.
Support IO Mixed-Signal IP through post-tapeout phase, including lab testing, customer bring-up and debug

Requirements/Qualifications:

Experience Required

10+ years of experience in place and route and timing closure of mixed signal blocks in complex SoC.
Experience with Virtuoso schematic capture tool.
Experience with Tempus, Innovus and other ASIC tools.

Requirements

Minimum of 10years of successful prior IO development and verification efforts.
Experience in ASIC methodology and familiarity with ASIC tools like Innovus and Tempus.
Competency in HSPICE, co-sim, and testbench generation and simulation.
Experience with Verilog coding
Knowledge about high-speed design techniques (DDRx, PCI-e, USB) and calibrations from an architectural and circuit design standpoint.
Demonstrated competency in scripting, managing simulation queues, and data capture plus presentation using Microsoft Office tools, including Excel.
Power analysis.
Good analytical, oral and written communication skills
Able to write clean, readable presentations.
Self-motivated, proactive team player.
Ability to work to schedule requirements.

Beneficial Experience

Experience with FPGA is preferred.
Experience with Memory interfaces and SerDes interfaces.
Familiarity with DFT and place and route.

Travel Time:

No Travel

More Jobs at Microchip Technology

Technical Staff Engineer - Design For Test

Hyderabad

3 - 8 yrs

INR 11 - 15 Lacs

Senior Manager-Product Management

Bengaluru

8.0 - 13.0 yrs

INR 25 - 30 Lacs

Analyst - Accounting

Bengaluru

5.0 - 8.0 yrs

INR 7 - 10 Lacs

Senior Engineer II - Verification

Hyderabad

5.0 - 8.0 yrs

INR 14 - 16 Lacs

Senior Engineer II-Design For Test

Bengaluru

2.0 - 11.0 yrs

INR 14 - 16 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

Microchip Technology

Login to

Please Verify Your Phone or Email

Confirm Action

Principal IO Mixed Signal Design Engineer