Posted:1 day ago|
Platform:
Work from Office
Full Time
Bachelor's degree with 5+ years of experience, Computer Engineering, or Electronic/Electrical Engineering. Demonstrated experience in ASIC design verification methodologies and flows. Develop detailed and comprehensive test plans. Develop verification test benches in SV/UVM at block, inter-block, and chip levels. Apply innovative verification techniques including assertions to Mix Signal designs. Participate in the review of design verification coding and coverage metrics. Work collaboratively with the team to develop & incorporate the latest test technologies & processes. Preferred experience of System Verilog Models for the Analog blocks. Understanding of adding connect module at the interaction of schematic and model while running AMS simulations. Role & responsibilities Preferred candidate profile
Sivaltech
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Mock Interview
20.0 - 30.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
7.0 - 12.0 Lacs P.A.
17.0 - 19.0 Lacs P.A.
6.0 - 12.0 Lacs P.A.
6.0 - 8.0 Lacs P.A.
6.0 - 8.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Kolkata, Mumbai, New Delhi, Hyderabad, Pune, Chennai, Bengaluru
13.0 - 14.0 Lacs P.A.
20.0 - 25.0 Lacs P.A.