Posted:1 day ago| Platform: GlassDoor logo

Apply

Work Mode

On-site

Job Type

Part Time

Job Description

FPGA

Location: Hyderabad

Job Description:

  • Responsibilities include packing RTL files into IP using AMD packaging methodology
  • Excellent TCL and PERL/Python concepts and experience in Verilog / System Verilog design and verification.
  • Working knowledge of UNIX environment desired.

Job Requirement:

  • Expertise with FPGA architecture and Xilinx-AMD, Vivado
  • Debug skills using tools like VCS, xcelium and Questa.

Experience (years) : 3-6 years

Education Qualification:

BTECH/MTECH in Electrical/Electronics/Computer Science Engineering or Equivalent

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

RecommendedJobs for You

hyderabad, telangana

hyderabad, telangana