Posted:12 hours ago|
Platform:
On-site
Full Time
Roles and Responsibilities Develop RTL code using Verilog/VHDL Work with Mentor DfT tools and Cadence tools for design and verification Perform scan insertion, JTAG, ATPG DRC, and coverage analysis Debug simulations using timing and SDF Contribute to LBIST and Mixed Signal Radar IC-related projects (preferred) Investigate simulation failures and perform root cause analysis Collaborate with cross-functional teams; work independently and proactively Communicate effectively with both written and verbal communication
Shashwath Solution
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Shashwath Solution
Bengaluru / Bangalore, Karnataka, India
6.0 - 8.0 Lacs P.A.
Hyderabad
22.5 - 25.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Bengaluru / Bangalore, Karnataka, India
4.0 - 6.5 Lacs P.A.
Hyderabad, Pune, Bengaluru
15.0 - 30.0 Lacs P.A.
Hyderabad, Chennai, Bengaluru
25.0 - 40.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed