Posted:5 hours ago|
Platform:
On-site
Full Time
ROLE & RESPONSIBILITIES:
Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP Tests and Pattern validation w/wo Timing, DFT mode timing Analysis and sign off.
Be responsible for a comprehensive DFT plan.
Incumbent to work with DFT and cross functional teams.
To architect and implement solutions for Scan and built-in self-test (Memory and Logic BIST) circuitry to test devices in the field.
ESSENTIAL SKILLS & EXPERIENCE:
Strong fundamentals on DFT and ASIC cycle.
Sound expertise in Tcl, Perl, Shell scripting. Technically sound & good team player.
Hands-on experience with DFT implementation using standard EDA and flow is a must.
Einfochips
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
hyderabad, telangana, india
2.0 - 20.0 Lacs P.A.
bengaluru
6.0 - 10.0 Lacs P.A.
hyderabad, bengaluru, delhi / ncr
6.0 - 10.0 Lacs P.A.
mumbai, delhi / ncr, bengaluru
6.0 - 10.0 Lacs P.A.
kochi, hyderabad, bengaluru
30.0 - 45.0 Lacs P.A.
hyderabad/ secunderabad, bangalore/bengaluru
4.0 - 8.0 Lacs P.A.
Bengaluru, Karnataka, India
6.0 - 16.0 Lacs P.A.
Bengaluru
30.0 - 45.0 Lacs P.A.
bengaluru, karnataka, india
2.0 - 20.0 Lacs P.A.
hyderabad, telangana, india
2.0 - 20.0 Lacs P.A.
