4 - 12 years
3 - 15 Lacs
Posted:13 hours ago|
Platform:
On-site
Full Time
IP verification Using SV/UVM
SOC Verification using C/SV
Third Party VIP Integration
Interconnect Protocols: AHB, AXI, APB
SOC Interfaces: GPIO, SPI, I2C, UART (4+)
High Speed Serial Interfaces: PCIe Gen 3/4 or USB or MIPI (7+)
Memory Interfaces: DDR or HBM I/O (10+)
Coverage Closure: Code, Functional and Toggle
Tools: Synopsys VCS or Cadence Incsive
Technical Documentation: Testbench Specification, Test Plan Specification
Foundry Porting Experience: Technology Library Conversion Related Changes Verification
Tessolve Semiconductor Private Limited
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
ahmedabad, gujarat, india
3.0 - 15.5 Lacs P.A.
hyderabad, ahmedabad, bengaluru
3.0 - 6.0 Lacs P.A.
hyderabad, telangana, india
Salary: Not disclosed
bengaluru
4.0 - 7.0 Lacs P.A.
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed
pune, maharashtra, india
Salary: Not disclosed
ahmedabad, gujarat, india
2.0 - 20.0 Lacs P.A.
bengaluru
4.0 - 7.0 Lacs P.A.
noida, hyderabad, bengaluru
4.0 - 7.0 Lacs P.A.
ahmedabad, gujarat, india
Salary: Not disclosed