Posted:2 days ago|
Platform:
Work from Office
Full Time
• Strong hands-on experience with SystemVerilog and UVM methodology.
• Solid knowledge of SoC/ASIC architecture and verification lifecycle.
• Hands-on experience in writing testbenches, stimulus, checkers, monitors, and
scoreboards .
• Strong debugging skills using simulation tools like VCS, Questa.
• Experience with functional and code coverage.
• Familiarity with Register Abstraction Layer (RAL) modeling and verification.
• Excellent analytical and problem-solving skills.
• Strong communication and teamwork abilities.
Thompsons Hr Consulting
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
3.6 - 14.4 Lacs P.A.
Pune, Ahmedabad, Bengaluru
20.0 - 35.0 Lacs P.A.
37.5 - 40.0 Lacs P.A.
15.0 - 22.5 Lacs P.A.
Noida, Chennai, Bengaluru
35.0 - 70.0 Lacs P.A.
Bengaluru
5.0 - 6.0 Lacs P.A.
Salary: Not disclosed
0.5 - 3.0 Lacs P.A.
18.0 - 30.0 Lacs P.A.
18.0 - 36.0 Lacs P.A.