Analog layout Engineer

0 years

0 Lacs

Posted:4 weeks ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Exp level: 2 to 5 years Location: Bangalore Notice Period: Immediate joiners are preffered. Responsibilites: Design and implement analog layouts for high-performance circuits (e.g., amplifiers, ADCs, DACs, voltage regulators) using TSMC 3nm and 5nm nodes. Perform design rule checks (DRC), layout versus schematic (LVS), and electrical rule checks (ERC) to ensure design compliance. Required Skills: Strong experience in analog layout design at advanced nodes (TSMC 3nm and 5nm). Proficiency in layout tools like Cadence Virtuoso, Synopsys IC Compiler, or similar. Understanding of layout-dependent effects (LDE) and its impact on performance. Knowledge of parasitic extraction, simulation, and optimization. Familiarity with design for manufacturability (DFM) techniques. Please email Resumes to raksha.k@acldigital.com Show more Show less

Mock Interview

Practice Video Interview with JobPe AI

Start Layout Interview Now

My Connections ACL Digital

Download Chrome Extension (See your connection in the ACL Digital )

chrome image
Download Now
ACL Digital
ACL Digital

Information Technology and Services

Palo Alto

201-500 Employees

193 Jobs

    Key People

  • Pankaj Rai

    CEO
  • Chetan Dutta

    Vice President

RecommendedJobs for You

Bengaluru, Karnataka, India

Bengaluru, Karnataka, India