5 - 10 years
15 - 20 Lacs
Posted:3 weeks ago|
Platform:
Work from Office
Full Time
Develop or enhance timing related scripts for clock skew analysis, critical path analysis, various IO interfaces, constraints partitioning/budgeting (from chip level to block level) Active participation in post silicon validation, correlation and test activities using in-house test and validation lab Effectively lead highly energetic and intellectual team members through coaching and mentoring, provide technical direction for career planning, engage them on project issues, and manage change Prefer sound knowledge in EDA tools such as DC, ICC2, Cadence Innovus, STAR-RC, PT-SI, Quartz, Calibre, internal tools & flow Perform custom RF Physical Design, including block-level and top level layouts, floorplanning, package routing Supports complex projects or leads smaller independent design activities Support CAD and drawing updates on both sustaining/new project with minimal supervision Contributes to PD architecture/Plug-In Unit at the unit level
BAY Area Technology Solutions
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections BAY Area Technology Solutions
Information Technology
50-100 Employees
60 Jobs
Key People
Hyderabad, Bengaluru
15.0 - 20.0 Lacs P.A.
Bengaluru, Hyderabad
10.0 - 20.0 Lacs P.A.
Bengaluru, Hyderabad
15.0 - 20.0 Lacs P.A.
20.0 - 35.0 Lacs P.A.
10.0 - 12.0 Lacs P.A.
Bengaluru
7.0 - 10.0 Lacs P.A.
8.0 - 12.0 Lacs P.A.
Bengaluru
15.0 - 20.0 Lacs P.A.
Bengaluru
25.0 - 30.0 Lacs P.A.
Bengaluru
25.0 - 30.0 Lacs P.A.