4 - 9 years
4 - 9 Lacs
Posted:2 weeks ago|
Platform:
On-site
Full Time
Desired Skills and Experience: Proficiency with STA, SDC. Proficiency with RTL, System Verilog. Strong understanding of front-end EDA design methodologies. Strong Perl, Tcl or Python scripting skills. Prior experience with logic synthesis tools is required. Prior experience using or supporting SDC tools would be a significant plus. Prior experience with RTL simulation, SVA would be a plus. Prior experience supporting front-end EDA tools would be a plus. Sound communication skills, verbal and written. Ability to produce product requirement documents. BS EE/CE. 4 years experience with STA/Synthesis.
Synopsys
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Synopsys
Bengaluru / Bangalore, Karnataka, India
4.0 - 9.0 Lacs P.A.
7.0 - 12.0 Lacs P.A.
Dhule, Maharashtra, India
11.0 - 14.5 Lacs P.A.
Delhi, Delhi, India
4.0 - 8.5 Lacs P.A.
Gurgaon / Gurugram, Haryana, India
4.0 - 5.0 Lacs P.A.
Rajahmundry, Andhra Pradesh,
2.0 - 4.0 Lacs P.A.
Pune, Maharashtra, India
2.0 - 7.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
4.0 - 9.5 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
1.0 - 5.0 Lacs P.A.
Pune, Maharashtra, India
3.0 - 4.0 Lacs P.A.