Staff High-Speed Interface PHY IP Digital Design Engineer

7 - 12 years

40 - 75 Lacs

Posted:1 hour ago| Platform: Naukri logo

Apply

Work Mode

Hybrid

Job Type

Full Time

Job Description

    • Responsibilities
    • Front-End implementation of SERDES high speed Interface PHY designs
    • RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules.
    • Work with functional verification team on test-plan development and debug.
    • Develop timing constraints, deliver synthesized netlist to physical design team, and provide constraints support for PD STA.
    • UPF writing, power aware equivalence checks and low power checks.
    • DFT insertion and ATPG analysis for optimal SAF, TDF coverage.
    • Provide support to SoC integration and chip level pre/post-silicon debug.
    • Skills & Experience
    • MTech/BTech in EE/CS with hardware engineering experience of 8+ years.
    • Experience in micro-architecture development, RTL design, front-end flows (Lint, CDC, low-power checks, etc.), synthesis/DFT/FV/STA.
    • Experience with high-speed interface design and good understanding of Industry standard protocols like USB/PCIe/MIPI, etc. is desirable.
    • Experience with post-silicon bring-up and debug is a plus.
    • Able to work with teams across the globe and possess good communication skills.

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You