Sr. Staff ASIC Verification Engineer

8 - 9 years

4 - 8 Lacs

Pune, Maharashtra, India

Posted:2 weeks ago| Platform: Foundit logo

Apply

Skills Required

VHDL Uvm

Work Mode

On-site

Job Type

Full Time

Job Description

Key Qualifications Proven desire to learn and explore new state of the art technologies Demonstrate good written and spoken English communication skills Demonstrate good review and problem-solving skills Knowledgeable with Verilog, VHDL and/or SystemVerilog Knowledgeable with scripting languages (BASH/TCSH/PERL/PYTHON/TCL) is a plus Understanding of verification methodology such as UVM . Good organization and communication skills Be a solution provider. 8+ years of relevant experience

Mock Interview

Practice Video Interview with JobPe AI

Start Vhdl Interview Now
Synopsys
Synopsys

Software Development

Sunnyvale California

10001 Employees

617 Jobs

    Key People

  • Aart de Geus

    Co-CEO and Chairman
  • Chi-Foon Chan

    Co-CEO and President

RecommendedJobs for You

Bengaluru / Bangalore, Karnataka, India

Chennai, Tamil Nadu, India

Pune, Maharashtra, India

Hyderabad / Secunderabad, Telangana, Telangana, India