SoC DV Engineer

4 - 10 years

5 - 9 Lacs

Posted:1 day ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

  • 4 to 10 years experience in SoC/Subsystem Design Verification
  • SystemVerilog and UVM
  • Testbench creation experience is a must
  • Own and drive
    • Defining/Implementation of test plans
    • Debugging complex issues
    • Completion of coverage including gate-level simulations
  • Experience in writing SVA (SystemVerilog Assertions) is a must
  • Protocol Expertise (Deep knowledge and hands-on expertise) on one or more of the following
    • PCIe, UCIe, CXL, or NVMe
    • AXI, ACE or CHI
    • Ethernet
    • DDR, LPDDR or HBM
  • Should have worked on verification of at least three full-chip/subsystem DV projects
  • EDA tools Synopsys VCS/ Cadence Xcelium and Verdi debugger
  • Experience of Power Aware Simulations using UPF is desirable (not a must)
  • Expertise with at least one scripting language (Python, Perl, Tcl, etc.) is a must
Experience using one or more revision control systems like Git, Perforce, Clearcase, etc. is necessary

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

RecommendedJobs for You

hyderabad, chennai, bengaluru