6 - 11 years
32 - 47 Lacs
Posted:1 week ago|
Platform:
Work from Office
Full Time
Greetings from Synopsys!!! I hope this message finds you all well! At Synopsys Inc, we are looking for Senior Design Verification Engineer and expertise in System Verilog and UVM methodology skills for an exciting project. If you're open to exploring this opportunity, I would love to discuss it further. Please feel free to reply to this email or we can chat over the phone at your convenience. I believe this could be a great match for both of us. Experience: 5+yrs to 15years Location: Bengaluru & Noida Expertise in UVM/OVM/SOC and System Verilog Experience in verification IP modelling with knowledge of test case coding, scoreboard design, assertions, checkers & functional coverage. Involved & played a driving role in the development of reusable Verification environments for verification projects using VMM/OVM/UVM methodologies . Job responsibilities: Able to contribute to the development of the VIP Responsible & can be relied on for review sign-off of VIP development and updates from a technical perspective including methodology and protocol functional prospective. Liaison with Architects/methodology experts to achieve resolutions on issues or driving output from an architecture/methodology perspective. Taufiq Hussain Talent Acquisition, Sr Staff | People | mobile: +91 9148401555 | email: taufiq@synopsys.com
Synopsys
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Synopsys
Noida, Bengaluru
32.5 - 47.5 Lacs P.A.
Ahmedabad, Chennai, Bengaluru
0.6 - 0.7 Lacs P.A.
Chennai
1.0 - 5.0 Lacs P.A.
Coimbatore
6.0 - 14.0 Lacs P.A.
Bengaluru
12.0 - 13.0 Lacs P.A.
Experience: Not specified
4.0 - 7.0 Lacs P.A.
Mumbai, Navi Mumbai
3.0 - 4.0 Lacs P.A.
Bangalore/Bengaluru
Experience: Not specified
3.0 - 6.0 Lacs P.A.
Hyderabad
4.0 - 8.0 Lacs P.A.
Ankleshwar, Surat
1.5 - 6.5 Lacs P.A.