Posted:1 week ago|
Platform:
On-site
Full Time
Hi All,
Job Location: Bangalore
Notice Period: 15 days to 30 Days
1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog.
2. Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units, Floating point datapath design is a plus.
3. Should have experience using ASIC design tools such as VCS, Verdi, Design Compiler. Knowledge of power estimation tools(such as Spyglass, PTPX), scripting languages (Shell, Perl, Python), C language is a plus.
4. Experience with hardware architecture exploration, performance modelling will be a big plus.
5. Prior experience in Machine learning/Artificial Intelligence domain and/or DRAM Memory controllers is a plus.
6.Must have experience in Lint and CDC.
7.Must have RTL Design worked on PCIe/CXL
Thanks,
K Himabindu
ACL Digital
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
bengaluru, karnataka, india
Salary: Not disclosed
bengaluru, karnataka, india
Salary: Not disclosed
hyderabad, telangana
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
kolkata, mumbai, new delhi, hyderabad, pune, chennai, bengaluru
6.0 - 8.0 Lacs P.A.
Noida, Uttar Pradesh, India
Salary: Not disclosed
40.0 - 65.0 Lacs P.A.
22.5 - 25.0 Lacs P.A.
Experience: Not specified
5.0 - 9.53 Lacs P.A.
Bengaluru, Karnataka
Experience: Not specified
Salary: Not disclosed
