Senior Engineer - DV

4 years

4 - 7 Lacs

Posted:4 weeks ago| Platform: GlassDoor logo

Apply

Work Mode

On-site

Job Type

Part Time

Job Description

Job Requirements

Role: Senior Design Verification Engineer (VLSI)
Experience: ~4 years

Key Responsibilities:

  • Write and execute test plans for digital IP/SoC verification.
  • Develop testbenches using SystemVerilog/UVM.
  • Run simulations, debug failures, and ensure design quality.
  • Work with design and architecture teams to close verification gaps.
  • Contribute to coverage, regressions, and automation scripts.

Skills Required:

  • SystemVerilog, UVM, simulation tools (VCS/Questa/Incisive).
  • Good understanding of digital design, RTL, and verification methodology.
  • Strong debug and problem-solving skills.
  • Exposure to scripting (Perl/Python/TCL) is a plus.


Work Experience

Skills Required:

  • SystemVerilog, UVM, simulation tools (VCS/Questa/Incisive).
  • Good understanding of digital design, RTL, and verification methodology.
  • Strong debug and problem-solving skills.
  • Exposure to scripting (Perl/Python/TCL) is a plus.

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Quest Global logo
Quest Global

Engineering Services

Beachwood

RecommendedJobs for You