RTL Design and Signoff, Principal Engineer

Synopsys

12 - 17 years

6 - 7 Lacs

noida

Posted:6 hours ago| Platform:

Apply

Skills Required

semiconductor chip design analytical circuit designing soc process improvement debugging healthcare project planning silicon

Work Mode

Work from Office

Job Type

Full Time

Job Description

Partnering with Synopsys customers to define RTL signoff and design scopes, ensuring alignment with project objectives.

Analyzing design complexity and requirements to propose optimal resource allocation for successful project delivery.
Leading engineering teams in executing pre-silicon static verification activities on IPs and subsystems.
Developing and refining timing constraints for synthesis and timing, based on design architecture and requirements.
Collaborating with peers to enhance methodologies, driving improvements in execution efficiency and project quality.
Adopting and mastering new RTL design and static verification tools/methodologies using Synopsys products for customer enablement.
Working cross-functionally with Business Unit Application Engineers and Sales to broaden and deploy tool and IP solutions.
Establishing robust flows and methodologies to enable rapid setup for RTL quality checks, synthesis, and formality.
Training team members on advanced design concepts and root-cause analysis to foster continuous learning and growth.

The Impact You Will Have:

Accelerating customer success by delivering reliable RTL design and signoff solutions for challenging SoC projects.
Enabling startups, commercial enterprises, and government agencies to achieve first-time-right silicon implementations.
Driving adoption of innovative Synopsys technologies and methodologies across diverse customer segments.
Enhancing team capabilities through mentorship and knowledge sharing, fostering a culture of technical excellence.
Improving project delivery timelines and quality by optimizing verification flows and resource utilization.
Contributing to the evolution of industry-leading chip design practices and standards.
Strengthening Synopsys reputation as a trusted partner for cutting-edge semiconductor solutions

More Jobs at Synopsys

Anaplan Model Builder - Senior Staff

Chennai, Pune, Delhi, Mumbai, Bengaluru, Hyderabad, Kolkata

3 - 8 yrs

INR 5 - 10 Lacs

Staff ASIC RTL Digital Design Engineer

Pune

5 - 10 yrs

INR 16 - 17 Lacs

Layout Design, Sr Engineer

Pune

2 - 3 yrs

INR 4 - 5 Lacs

ASIC DFT, Engineer

Hyderabad

Experience: Not specified

INR 18 - 20 Lacs

Sr. Staff ASIC Verification Engineer

Pune

8 - 9 yrs

INR 11 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.