7.0 - 12.0 years
3 - 12 Lacs
Delhi, Delhi, India
Posted:1 week ago|
Platform:
On-site
Full Time
Expertise in UVM and System Verilog. Experience in verification IP modeling with knowledge of test case coding, scoreboard design, assertions, checkers & functional coverage. Involved & played a driving role in the development of reusable Verification environments for at least 2 verification projects using VMM/OVM/UVM methodologies. Protocol experience: Should have experience on UCIe / PCIe / CXL / Unipro / USB / MIPI / HDMI / Ethernet / DDR / LPDDR / HBM memory protocol. Job Responsibilities: Able to contribute to the development of the VIP. Responsible & can be relied on for review sign-off of VIP development and updates from a technical perspective including methodology and protocol functional prospective. Liaison with Architects/methodology experts to achieve resolutions on issues or driving output from an architecture/methodology
Synopsys
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Salary: Not disclosed
Bengaluru / Bangalore, Karnataka, India
3.0 - 7.0 Lacs P.A.
Delhi, Delhi, India
7.0 - 12.0 Lacs P.A.
Delhi, Delhi, India
3.0 - 12.0 Lacs P.A.
Delhi, Delhi, India
Salary: Not disclosed
17.0 - 19.0 Lacs P.A.
Experience: Not specified
Salary: Not disclosed
Noida, Uttar Pradesh, India
Salary: Not disclosed
Salary: Not disclosed
8.0 - 12.0 Lacs P.A.