UST logo

Memory Design Compiler

5 - 9 years

0 Lacs

karnataka

Posted:1 week ago| Platform: Shine logo

Apply

Skills Required

hspice hsim xara perl scripting layout design cmos circuit design clocking scheme static dynamic logic circuits memory compilers specifications silicon debug cadence mentor circuit simulation mc analysis waveform viewer tools xa finsim nanotime espcv nwave skill scripting python scripting

Work Mode

On-site

Job Type

Full Time

Job Description

You will be contributing/leading towards the design and development of Single/Multiport SRAM, Register file compilers in various technologies ranging from 28nm to 2FF. Your responsibilities will include: - Circuit design/simulation of key components such as bitcell, WL decoder, SAMP, Column decoder, and control logic. - Development of critical path and characterization flow for detailed margin and characterization simulations. - Statistical Analysis of Bit-Cell, Sense Amplifier, and Self Time Blocks for Compiler Target yield Sign-Off. - Design Tuning/optimizations to meet target PPA, Margin Analysis and Sign-Off for Complete Compiler to meet Yield and Performance targets. - Logic simulations and detailed timing analysis of key paths in high-speed memory design. - Good understanding and design experience of all the SRAM additional features and architecture options like low power features, redundancy features, and pipeline features. - Signal-Integrity (EM) and Power-Integrity (IR drop) analysis and design. Qualification Required: - Expertise in high speed/low power CMOS circuit design, clocking scheme, Static and dynamic logic circuits. - Experience in Designing and Driving one or many Memory Compilers Specifications to final release. - Hands-on Experience on Silicon Debug/Diagnose the failures. Deep expertise on Silicon Failures, Analysis, and fixing. - Complete hands-on experience in using Cadence/Mentor schematic/layout editor tools. - Complete hands-on experience with Circuit simulation, MC analysis, and waveform viewer tools such as HSPICE, HSIM, XA, FinSim, XARA, Nanotime, ESPCV, nWave, waveform viewer, etc. - Experience in Skill/Perl/Python Scripting is a strong plus. - Experience in Understanding the layout design issues in sub-nanometer regime is a Plus.,

More Jobs at UST

Architect II - Technical SAP ABAP

Bengaluru

12 - 15 yrs
|

INR 0 - 0 Lacs

Lead I - SAP FICO with PS (Project Systems) and RAR

Bengaluru

5 - 7 yrs
|

INR 0 - 0 Lacs

Lead II - SAP ABAP

Bengaluru

7 - 9 yrs
|

INR 0 - 0 Lacs

Procurement

Bengaluru, Karnataka

Experience: Not specified

|

Salary: Not disclosed

Manual & Python Automation

Bengaluru, Karnataka

Experience: Not specified

|

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store
coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
UST logo
UST

IT Services and IT Consulting

Aliso Viejo CA

RecommendedJobs for You

UST logo

Memory Design Compiler

UST

karnataka

UST logo

Memory Design Compiler

UST

karnataka