Home
Jobs
Intel logo

Lead Physical Design Engineer / SoC Full Chip Timing Engineer

6 - 11 years

5 - 9 Lacs

Bengaluru

Posted:3 months ago| Platform: Naukri logo

Apply

Skills Required

SOC Physical design STA scripting DFT static timing analysis Perl RTL TCL

Work Mode

Hybrid

Job Type

Full Time

Job Description

Job Description In this position, you will be responsible for managing and working on all aspects of SOC Physical design flow, STA and timing closure activities of Intel SoCs in lower technology nodes. Your tasks will include but not limited to:Design and Architecture understanding. Interaction with FE/DFT/Verification teams. Synthesis, floor planning, placement, routing, clocking, Constraints development. Understanding on synchronous and asynchronous paths, Clock domain crossing issues, deciding timing signoff modes and corners, Design margins. Hierarchical timing including IO budgeting for partitions. Drive the designs to timing and physical design closure. Performs physical design implementation of SOC from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the CPU physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, and power and noise analysis. Qualifications Education: B.Tech. or M.Tech. in Electrical/Electronics Engineering with 6-12 years' of experience. Key skills: In-depth knowledge and hands-on experience in all aspects of physical design flow in SOC such as synthesis, place, clock tree synthesis, route and signoff. Good understanding and exposure of overall Timing closure cycle in SoC. Experience in deep submicron process technology nodes is strongly preferred Solid understanding industry standard tools for synthesis, place and route(Fusion Compiler) and timing flows. Good scripting skills in TCL/Perl/Shell. Expertise in STA signoff tools (PT). Solid understanding of the process and design interactions as they relate to target frequency and interaction with timing paths and resulting leakage and power trade-offs. Solid technical and good communication skills.

More Jobs at Intel

HPC Solution Architect

Bengaluru

8 - 12 yrs
|

INR 25 - 30 Lacs

Senior Physical Design Analog Integration Engineer

Bengaluru

6 - 10 yrs
|

INR 16 - 20 Lacs

Network Automation Engineer

Bengaluru

3 - 5 yrs
|

INR 5 - 8 Lacs

System Software Engineer

Bengaluru

1 - 4 yrs
|

INR 12 - 17 Lacs

Post-Si Intern

Bengaluru

Experience: Not specified

|

INR 11 - 15 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Soc Physical Design Interview Now

My Connections Intel

Download Chrome Extension (See your connection in the Intel )

chrome image
Download Now
Intel
Intel
www.intel.com

Semiconductors

Santa Clara

110,600 Employees

303 Jobs

    Key People

  • Pat Gelsinger

    Chief Executive Officer

  • David Zinsner

    Chief Financial Officer

RecommendedJobs for You

Intel logo

Lead Physical Design Engineer / SoC Full Chip Timing Engineer

Intel

Bengaluru

Synopsys logo

ASIC IP Verification Manager

Synopsys

Hyderabad

Synopsys logo

Applications Engineering, Sr Staff Engineer

Synopsys

Bengaluru

Advanced Micro Devices, Inc logo

Sr. Systems Design Engineer ( Platform Emulation Engineer )

Advanced Micro Devices, Inc

Bengaluru

Siemens logo

Senior Member of Technical Staff

Siemens

Noida

Krazy Mantra HR Solutions Pvt. Ltd logo

VLSI -Design Verification (DV) Professional

Krazy Mantra HR Solutions Pvt. Ltd

Bengaluru, Kochi, Hyderabad

Siemens logo

Lead Member of Technical Staff

Siemens

Noida

Siemens logo

Senior Member of Technical Staff

Siemens

Noida

Micron Software logo

DC SSD Firmware Director

Micron Software

Bengaluru

Krazy Mantra HR Solutions Pvt. Ltd logo

VLSI Physical Design Professional

Krazy Mantra HR Solutions Pvt. Ltd

Bengaluru, Kochi, Hyderabad