IP / SoC RTL Senior / Lead Design Engineer

6 - 8 years

6 - 10 Lacs

Posted:16 hours ago| Platform: Foundit logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

IP / SoC RTL Senior / Lead Design Engineer

Responsibilities

  • Responsible for

    IP / sub-system level micro-architecture development

    and

    RTL coding

    .
  • Prepare

    block/sub-system level timing constraints

    .
  • Integrate

    IP/sub-system

    into larger designs.
  • Perform

    basic verification

    in either an IP verification environment or on an FPGA.

Skills

  • Expertise in

    Verilog

    is a must.
  • Experience in

    Logic design, micro-architecture, and RTL coding

    is essential.
  • Knowledge of

    AMBA protocols - AXI, AHB, APB

    .
  • Experience in

    synthesis

    and a strong understanding of

    timing concepts for ASIC

    development.
  • Hands-on experience in

    multi-clock designs

    and

    asynchronous interfaces

    is a must.
  • Experience with tools used in all phases of ASIC development, such as

    Lint, CDC, and Simulation

    .
  • Knowledge of

    low power concepts

    is a plus.
  • Experience in designing controllers for complex protocols like

    DDR, USB, or PCIe

    is a plus.

Qualifications

  • B.Tech. or M.Tech. with relevant experience.
  • Immediate availability is preferred

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

Bengaluru, Karnataka, India

Bengaluru, Karnataka, India