Posted:4 days ago|
Platform:
On-site
Full Time
Please fill this form to take things forward:
1) Should be comfortable with Vivado
2) Coding language: VHDL/Verilog/SystemVerilog
3) Should have developed AXI peripherals for Zynq and other Xilinx FPGAs. Should have a knowledge of the PS and PL parts.
4) Should know how to implement timing and other constraints
5) Should know how to interface external memory using the EMC in Vivado
6) Should know how to write test benches and run simulations
7) Should have a working knowledge of Matlab, C & Python
8) Should know how to configure Microblaze and run bare metal C code
9) Should know how to write PC side code for interfacing over RS232
10) Should know how to read schematics
11) Should have implemented State Machines
ApexPlus Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed
dehradun, uttarakhand, india
Salary: Not disclosed
dehradun, uttarakhand, india
Salary: Not disclosed