Dft Design Engineer

5 - 10 years

14 - 24 Lacs

Posted:3 days ago| Platform: Naukri logo

Apply

Skills Required

Work Mode

Work from Office

Job Type

Full Time

Job Description

Key Responsibilities:

  • Implement and verify Scan, ATPG, and MBIST for complex SoCs.
  • Perform pattern generation, coverage analysis, and debug.
  • Integrate and validate MBIST with appropriate memory test algorithms.
  • Coordinate with RTL and Physical Design teams for smooth DFT integration and signoff.
  • Develop automation scripts to streamline DFT flows.

Required Skills:

  • Minimum 5 years of DFT experience in ASIC/SoC environments.
  • Hands-on expertise with EDA tools such as:
    • Synopsys (DFT Compiler, TestMAX, TetraMAX)
    • Cadence Modus
  • Preferred: Experience with Siemens Tessent / FastScan.
  • Strong understanding of fault models (stuck-at, transition, path delay).
  • Knowledge of MBIST architecture and memory test techniques.
  • Scripting proficiency in TCL, Perl, or Python.
  • Familiarity with RTL design flows, STA constraints, and silicon bring-up.

    Role & responsibilities


Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

hyderabad, chennai, bengaluru