ASIC Physical Design Engineer - Embedded System

6 - 11 years

5 - 10 Lacs

Posted:19 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

- Expertise in ASIC physical design
- Expertise in full-chip implementation, bump placement, IP integration, and timing-driven PnR.
- Expertise in clock tree synthesis, power/clock gating, scan stitching, and design optimization.
- Expertise in floor planning, methodology setup, and signoff processes for large IPs.
- Expertise in scripting (TCL, Python, Perl) for design flow automation.
- Drive SOC-level floor planning, partitioning, and die size estimation.
- Manage hierarchical design flows, including block-level pin placement and HFN
implementation.
- Lead clock planning strategies at SOC and subsystem levels (Mesh/Tree).
- Provide technical mentorship to junior engineers and cross-functional teams.
- Own bump planning, including GPIO placement, pad ring generation, hard IP bump
integration, and RDL routing.
- Strong communication and problem-solving abilities
- Collaborate with RTL, STA, and verification teams for design closure.
- Utilize multiple EDA tools like Synopsys Fusion Compiler, ICC2, Design Compiler

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Vhunt4u logo
Vhunt4u

Lead Generation

Business City

RecommendedJobs for You