4 - 6 years
4 - 6 Lacs
Bengaluru / Bangalore, Karnataka, India
Posted:3 days ago|
Platform:
On-site
Full Time
Hands-on development of layout for next-generation DDR/HBM/UCIe IPs. Solving complex problems and debugging issues effectively. Executing layout floorplanning, routing, and physical verifications to meet stringent quality requirements. Ensuring compliance with DRC, LVS, ERC, and antenna rules. Applying deep submicron effects, floorplan techniques in CMOS, FinFET, and GAA process technologies (7nm and below). Implementing layout matching techniques, ESD, latch-up, EMIR, DFM, and LEF generation. The Impact You Will Have: Enhancing the performance and reliability of Synopsys DDR/HBM/UCIe IPs. Accelerating the integration of advanced capabilities into SoCs. Reducing risk and improving time-to-market for differentiated products. Driving innovation in semiconductor technology and design. Contributing to the success of Synopsys Silicon IP business. Fostering a collaborative and inclusive work environment. What You'll Need: BTech/MTech degree in a relevant field. 4+ years of experience in analog layout design. Proven track record in developing high-quality layouts and meeting verification timelines. Strong understanding of deep submicron effects and floorplan techniques. Exposure to layout matching, ESD, latch-up, EMIR, DFM, and LEF generation.
Synopsys (India) Private Limited
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Bengaluru / Bangalore, Karnataka, India
4.0 - 6.0 Lacs P.A.
Bengaluru
18.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
4.0 - 6.0 Lacs P.A.
Chennai, Tamil Nadu, India
4.0 - 11.5 Lacs P.A.
Chennai, Tamil Nadu, India
7.0 - 9.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
10.0 - 20.0 Lacs P.A.
Chennai, Tamil Nadu, India
6.0 - 10.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
5.0 - 8.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
3.5 - 10.5 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
3.0 - 12.0 Lacs P.A.