Analog layout design,Staff Engineer

4 - 6 years

4 - 6 Lacs

Bengaluru / Bangalore, Karnataka, India

Posted:3 days ago| Platform: Foundit logo

Apply

Skills Required

Analog Layout Design floorplanning DRC/LVS/ERC CMOS/FinFET/GAA EMIR/DFM LEF Generation

Work Mode

On-site

Job Type

Full Time

Job Description

Hands-on development of layout for next-generation DDR/HBM/UCIe IPs. Solving complex problems and debugging issues effectively. Executing layout floorplanning, routing, and physical verifications to meet stringent quality requirements. Ensuring compliance with DRC, LVS, ERC, and antenna rules. Applying deep submicron effects, floorplan techniques in CMOS, FinFET, and GAA process technologies (7nm and below). Implementing layout matching techniques, ESD, latch-up, EMIR, DFM, and LEF generation. The Impact You Will Have: Enhancing the performance and reliability of Synopsys DDR/HBM/UCIe IPs. Accelerating the integration of advanced capabilities into SoCs. Reducing risk and improving time-to-market for differentiated products. Driving innovation in semiconductor technology and design. Contributing to the success of Synopsys Silicon IP business. Fostering a collaborative and inclusive work environment. What You'll Need: BTech/MTech degree in a relevant field. 4+ years of experience in analog layout design. Proven track record in developing high-quality layouts and meeting verification timelines. Strong understanding of deep submicron effects and floorplan techniques. Exposure to layout matching, ESD, latch-up, EMIR, DFM, and LEF generation.

Mock Interview

Practice Video Interview with JobPe AI

Start Analog Layout Design Interview Now

RecommendedJobs for You

Bengaluru / Bangalore, Karnataka, India

Chennai, Tamil Nadu, India

Hyderabad / Secunderabad, Telangana, Telangana, India

Bengaluru / Bangalore, Karnataka, India