Posted:3 weeks ago|
Platform:
On-site
Full Time
Synthesis, Static Timing Analysis and LEC of SoC/Cores Full chip and block level timing closure, IO budgeting for blocks Logical equivalence check between RTL to Netlist and Netlist to Netlist Knowledge of low-power techniques including clock gating, power gating and MV designs ECO timing flow Proficient in scripting languages (TCL and Perl). Minimum Qualifications: Bachelors degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Masters degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.
Qualcomm
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Qualcomm
Chennai
16.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
1.0 - 5.0 Lacs P.A.
Chennai, Tamil Nadu, India
1.0 - 5.0 Lacs P.A.
Chennai, Tamil Nadu, India
2.0 - 7.0 Lacs P.A.
Chennai, Tamil Nadu, India
Salary: Not disclosed
Chennai
4.0 - 9.0 Lacs P.A.
Experience: Not specified
0.08 - 0.1 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
3.0 - 8.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
8.0 - 12.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
6.0 - 9.0 Lacs P.A.