Senior Staff- Formal Verification Specialist

Synopsys

8 - 13 years

25 Lacs

bengaluru

Posted:4 hours ago| Platform:

Apply

Skills Required

unix product management semiconductor linux digital design chip design analytical circuit designing perl python

Work Mode

Work from Office

Job Type

Full Time

Job Description

Develop comprehensive test plans for formal verification tools and innovative methodologies.

Validate advanced features of EDA tools such as Synopsys VC Formal, including Property Verification (FPV), Sequential Equivalence (SEQ), and Connectivity Checking.
Create and execute robust test cases and regression suites to thoroughly assess tool functionality and performance.
Analyze tool behavior, debug complex issues, and effectively communicate findings to the RD team for resolution and improvement.
Collaborate closely with cross-functional teams, including RD, application engineers, and product management, to define and enhance tool features.
Stay current with the latest formal verification methodologies, industry standards, and emerging trends to drive innovation in tool development.

The Impact You Will Have:

Ensure the reliability and performance of industry-leading formal verification tools used globally in chip design.
Drive quality improvements that directly influence customer success and satisfaction.
Contribute to faster time-to-market for advanced silicon solutions by validating and enhancing verification tool capabilities.
Empower cross-functional teams with actionable insights and feedback that shape product direction and innovation.
Advance the state-of-the-art in formal verification methodologies, helping Synopsys maintain its leadership position.
Play a pivotal role in delivering robust, scalable solutions for the most demanding semiconductor applications.

What You ll Need:

Bachelors or Masters degree in Electrical Engineering, Computer Science, or related discipline.
8+ years of experience in formal verification or EDA tool validation.
Hands-on experience with formal verification tools such as Synopsys VC Formal.
Strong knowledge of formal methods, SystemVerilog Assertions (SVA), and digital design fundamentals.
Proficiency in scripting languages (Python, Perl, Tcl) within Unix/Linux environments.

Who You Are:

Analytical problem-solver with strong debugging skills and attention to detail.
Effective communicator, able to convey technical concepts clearly across teams.
Collaborative team player with a proactive approach to sharing insights and feedback.
Adaptable and eager to learn new technologies and methodologies.
Driven by curiosity, innovation, and a commitment to excellence.

More Jobs at Synopsys

Anaplan Model Builder - Senior Staff

Chennai, Pune, Delhi, Mumbai, Bengaluru, Hyderabad, Kolkata

3 - 8 yrs

INR 5 - 10 Lacs

Staff ASIC RTL Digital Design Engineer

Pune

5 - 10 yrs

INR 16 - 17 Lacs

Layout Design, Sr Engineer

Pune

2 - 3 yrs

INR 4 - 5 Lacs

ASIC DFT, Engineer

Hyderabad

Experience: Not specified

INR 18 - 20 Lacs

Sr. Staff ASIC Verification Engineer

Pune

8 - 9 yrs

INR 11 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.