Posted:4 weeks ago| Platform:
Work from Office
Full Time
This position is in a cutting-edge synthesis product, in the area of Logic synthesis and Optimization. The candidate will be required to work on enhancing the optimization flow for performance, power, area (PPA) or runtime. This will involve identifying the opportunity for improving PPA, proposing a good solution/algorithm, implementing it, thoroughly testing it, and supporting it post-deployment. Job Requirements 1. At least 5 years of work experience in EDA, preferably in logic optimization and logic synthesis. 2. Strong software skills: minimum 5 years of coding experience in C++. 3. Proficiency in data structures and algorithms. 4. Strong analytical and problem-solving skills. 5. Good understanding of chip design flow. 6. Must be a team player, clear in written and oral communication skills and open to work with diverse teams across multiple time zones. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. Apply Now Save Relevant Jobs Senior Staff Product Engineer, R&D-7683 Aschheim, Germany Engineering Principal Analog Design Engineer Mississauga, Canada Engineering Verdi Internship Hsinchu, Taiwan Interns/Temp
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Pune, Gurgaon, Mumbai (All Areas)
INR 5.0 - 15.0 Lacs P.A.
Ghaziabad, Bengaluru
INR 18.0 - 90.0 Lacs P.A.
INR 5.0 - 10.0 Lacs P.A.
Bengaluru
INR 7.0 - 8.0 Lacs P.A.
INR 7.0 - 12.0 Lacs P.A.
Nasik, Pune, Nagpur, Mumbai, Thane, Aurangabad
INR 7.0 - 12.0 Lacs P.A.
INR 12.0 - 13.0 Lacs P.A.
Chennai
INR 5.0 - 8.0 Lacs P.A.
INR 0.6 - 0.7 Lacs P.A.
Pune, Navi Mumbai, Hyderabad
INR 1.0 - 5.0 Lacs P.A.