Principal Engineer / DFT

12 - 17 years

14 - 19 Lacs

Posted:1 day ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Responsible for SoC DFT Architecture definition / implementation / verification / silicon debug of SoC/Full Chip.
Job Description

In your new role you will:
  • Responsible for SoC DFT Architecture definition / implementation / verification / silicon debug of SoC/Full Chip.
  • Need to implement Scan insertion, LPCT, LBIST, Hybrid-TK, Compression Logic and DRC analysis of implemented Testability logic structures.
  • Responsible for ATPG, DRC analysis, Test coverage debug, Memory BIST implementation and verification.
  • Owner ship of JTAG/BSCAN/iJTAG, P1500 implementation and verification, Stuck-at / TDF / Bridging / Cell-aware / iddq fault models.
  • Good debug skills in ZERO delay and SDF based scan/MBIST/JTAG simulations.
  • Hands on experience in analysis and debug of above-mentioned test domains.
  • Hands of experience in post silicon debug of scan/MBIST patterns/yield fall out.

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Infineon logo
Infineon

Semiconductors

Neubiberg

RecommendedJobs for You