5 - 10 years
3 - 10 Lacs
Bengaluru / Bangalore, Karnataka, India
Posted:1 day ago|
Platform:
On-site
Full Time
Application of Metric-driven Verification (MDV) and/or Formal Verification methodologies Developing and tracking of Verification plans Develop verification environments from scratch Create VIP Integration of VIP (Verification-IP) Measure and analyze regression results Continuous improvement of verification methods/tools/flows/processes together with EDA partners Requirement: 5 to 10 years of Experience in Digital RTL verification using System Verilog and UVM. Sound knowledge of constrained random verification, UVM/OVM Sound knowledge in System Verilog. Experience of developing functional coverage code, coverage analysis. Experience of developing verification environments from scratch is desirable. Good hands on experience with cadence/Synopsys/Mentor tools. Exposure to configuration management, bug tracking tool etc. Knowledge of scripting language, Perl TCL etc. Good experience with AMBA protocols Working knowledgeon ARM processor-based subsystem/SoC verification Formal verification experience is a desirable but not must. Must have been a part of one or more ASIC/SoC tape outs. Knowledge of VHDL/VERILOG. SPECMAN knowledge is a desirable but not must.
Bosch India
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Bengaluru / Bangalore, Karnataka, India
3.0 - 10.5 Lacs P.A.
8.0 - 12.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
3.0 - 10.5 Lacs P.A.
Noida, Uttar Pradesh, India
5.0 - 10.0 Lacs P.A.
Noida, Uttar Pradesh, India
8.0 - 12.0 Lacs P.A.
Pune, Maharashtra, India
8.0 - 12.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
12.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
2.0 - 6.0 Lacs P.A.
Noida, Uttar Pradesh, India
5.0 - 8.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
3.0 - 6.0 Lacs P.A.