Jobs

Interviews
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home

Jobs

Home
>
Jobs in Bengaluru
>
Cisco
>
ASIC DFT Engineering Technical Leader

ASIC DFT Engineering Technical Leader

Cisco

10 - 15 years

12 - 17 Lacs

Bengaluru

Posted:2 weeks ago| Platform:

Apply

Skills Required

ASIC EDA ATPG DFT Engineering Perl Tcl Python

Work Mode

Work from Office

Job Type

Full Time

Job Description

Your Impact Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs. Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL. Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows. Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies. The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship. Minimum Qualifications: Bachelor's or a Masters Degree in Electrical or Computer Engineering required with at least 10 years of experience. Knowledge of the latest innovative trends in DFT, test and silicon engineering. Background with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan. Background with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design Knowledge of the latest innovative trends in DFT, test and silicon engineering. Experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan. Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime Prior experience working with Gate level simulation, debugging with VCS and other simulators. Prior experience with Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687 Prior experience with Scripting skills: Tcl, Python/Perl. Preferred Qualifications: Verilog design experience developing custom DFT logic & IP integration; familiarity with functional verification DFT CAD development Test Architecture, Methodology and Infrastructure Background in Test Static Timing Analysis Past experience with Post silicon validation using DFT patterns.

More Jobs at Cisco

Customer Experience Apps and AI Product Manager

Bengaluru

3 - 7 yrs

INR 32 - 37 Lacs

Program Manager, Strategy & Planning

Bengaluru

8 - 10 yrs

INR 25 - 31 Lacs

Product Activation Specialist

Bengaluru

4 - 8 yrs

INR 15 - 16 Lacs

Support Operation Advisor/Engineer

Bengaluru

2 - 6 yrs

INR 12 - 17 Lacs

FPGA Engineer

Bengaluru

4 - 8 yrs

INR 40 - 47 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Asic Interview Now

My Connections Cisco

Download Chrome Extension (See your connection in the Cisco )

Download Now

Cisco

www.cisco.com

Software Development

San Jose CA

10001 Employees

336 Jobs

Key People

Chuck Robbins

Chairman and CEO
Maria Martinez

Executive Vice President and Chief Operating Officer
Kathy S. Schmidt

Senior Vice President, Core Software Group

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

ASIC DFT Engineering Technical Leader

Experience & Salary

Skills Required

Work Mode

Job Type

Job Description

More Jobs at Cisco

Mock Interview

Download Chrome Extension (See your connection in the Cisco )

RecommendedJobs for You

ASIC DFT Engineering Technical Leader

ASIC DFT Engineering Technical Leader

Staff Engineer,Physical Design

Lead Product Engineer - Synthesis

Lead Engineer -Hardware design

IP/SOC Design Lead - GFX Engineering

Technologist - ASIC Development Engineering (DFT)

Advanced Hardware Engr

Verilog Engineer

Mobile Technician

Login to

Please Verify Your Phone or Email

Confirm Action

Contact Us

Search

Profile

Upskill and Grow with AI

Personal Settings

ASIC DFT Engineering Technical Leader

Experience & Salary

Skills Required

Work Mode

Job Type

Job Description

More Jobs at Cisco