Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in bengaluru
>
Capgemini
>
Analog Layout Engineer

Analog Layout Engineer

Capgemini

0 years

0 Lacs

bengaluru karnataka india

Posted:1 week ago| Platform: Foundit logo

Apply

Skills Required

area estimation layout optimization floorplanning finfet technology node experience cadence virtuoso editor eda tools analog layout design calibre rve lvs drc debugging

Work Mode

On-site

Job Type

Full Time

Job Description

To work independently on block/IP levels analog layout design from schematic.
Estimating the Area, Optimizing Floorplan, Routing and Verifications.
Good at LVS/DRC debugging skills and other verifications for lower technology nodes like 5,7,10, 14nm FinFet and below.
Good understanding of Matching, EM, ESD, Latch-Up, Shielding, Parasitic and short channel concepts.
Familiar with EDA tools like Cadence Virtuoso Editor & Calibre RVE Good interpersonal skills and critical thinking abilities to resolve the issue technically, and professionally.

Key Responsibilities:

Independently execute block/IP-level analog layout from schematics, including area estimation, floorplan optimization, routing, and layout verification.
Perform LVS (Layout vs. Schematic) and DRC (Design Rule Check) debugging for advanced FinFET technology nodes (5nm, 7nm, 10nm, 14nm and below).
Ensure layout quality by applying principles of matching, electromigration (EM), electrostatic discharge (ESD), latch-up prevention, shielding, parasitic management, and short channel effects.
Utilize industry-standard EDA tools such as Cadence Virtuoso Editor and Calibre RVE for layout and verification tasks.

Primary Skills :

Analog Layout Design(Block/IP level)
LVS/DRC Debugging
FinFET Technology Node Experience(5nm, 7nm, 10nm, 14nm and below)
EDA Tools
Cadence Virtuoso Editor
Calibre RVE
Layout Optimization
Area estimation
Floorplanning
Routing

Secondary Skills :

These support the primary responsibilities and enhance performance:
Understanding of Physical Design Concepts:
Matching
Electromigration (EM)
Electrostatic Discharge (ESD)
Latch-Up
Shielding
Parasitics
Short Channel Effects
Critical Thinking & Problem Solving
Interpersonal and Communication Skills
Team Collaboration

Educational Qualification:

Bachelor's or Master's Degree.

More Jobs at Capgemini

Data Scientist (Python, GenAI)

Pune, Mumbai, Bengaluru

6 - 9 yrs

INR 12 - 16 Lacs

Blue Prism Rpa Developer

Chennai, Pune, Mumbai (All Areas)

3 - 8 yrs

INR 5 - 15 Lacs

Java + Automation Architect

Navi Mumbai

11 - 15 yrs

INR 15 - 22 Lacs

VMware Admin

Pune

6 - 10 yrs

INR 4 - 8 Lacs

PYSPARK DEVELOPER

Pune

4 - 9 yrs

INR 4 - 7 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.