Technologist Engineer, ASIC Development Engineering (Validation)

12 - 17 years

15 - 20 Lacs

Posted:3 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Job Description

Technologist

SoC Validation Lead

The growing diversity of data creates an exponential number of new possibilities for the world, our company, and you. You ll be part of a team driving the innovations necessary to outpace new demands and challenges everywhere data lives, from sensors to mobile devices to the cloud. We ve only started to scratch the surface of what data can do. You can help unlock its full potential.

Essential Duties and Responsibilities

  • Ownership:

    End-to-end ownership of one or more subsystems or SoC

    validation flows

    , including planning, execution, and closure.
  • Leadership & Mentorship:

    Lead and mentor junior/mid-level engineers, review their test plans, debug approaches, and ensure coverage and closure goals are met.
  • Validation Strategy & Sign-Off:

    Define SoC-level validation strategies, establish sign-off criteria (functional, performance, power, stress, and PVT coverage), and drive execution to closure across multiple teams.
  • Pre-/Post-Silicon Validation:

    Strong experience in bring-up, including

    board initialisation, power-on sequences, processor boot, and system debug

    .
  • Datapath Validation:

    Ability to understand and validate

    complex datapath flows

    of the controller, create datapath scenarios in SoC verification environment and

    port them across pre-silicon and post-silicon environments

    .
  • Protocol Expertise:

    Validation experience with

    DDR, PCIe, LPDDR, USB, Ethernet, I C, I3C, SPI, AXI, AHB, APB

    .
  • Emulation Experience:

    Run complex SoC validation scenarios on

    Palladium/Emulation platforms

    to accelerate debug and pre-silicon coverage.
  • Firmware & HAL Development:

    Develop

    firmware, bare-metal tests, and Hardware Abstraction Layer (HAL)

    to enable datapath, integration, and SoC-level validation.
  • Validation Infrastructure:

    Build and maintain validation infrastructure, including

    test content, regression automation, and lab equipment integration

    (oscilloscopes, analyzers, logic probes).
  • Debug Expertise:

    Proficiency in debugging SoC issues across multiple domains (digital logic, firmware, timing, low-power, DFT) using

    JTAG, trace, waveform capture, and performance counters

    .
  • Power & GLS Validation:

    Run and debug

    gate-level simulations, power-aware (UPF/CPF) validation

    , and validate ATE functional patterns.
  • Performance & Stress Testing:

    Validate performance bottlenecks, traffic generation, and corner-case stress scenarios at the SoC level.Qualifications

Required:

  • BE or MS degree in Electrical Engineering or Computer Engineering, with

    12+ years of experience

    in SoC

    pre-/post-silicon validation and bring-up

    .
  • Deep understanding of

    C, embedded programming, and hardware/software co-validation methodologies

    .
  • Good understanding of

    SoC verification environments, SystemVerilog (SV), and UVM

    concepts.
  • Proven history of

    developing and executing validation strategies

    for complex SoCs.

Skills:

  • Team Leadership & Mentorship:

    Lead a team of validation engineers, review their test plans, debug approaches, and guide them toward coverage and closure goals.
  • Validation Strategy & Sign-Off Ownership:

    Define SoC-level validation strategies, establish sign-off criteria (functional, performance, power, stress, PVT, etc.), and drive execution to closure across multiple teams.
  • Ability to

    develop and execute validation plans

    at IP, subsystem, and SoC levels.
  • Strong experience in

    pre-/post-silicon bring-up

    , including board initialization, power-on sequences, and processor boot.
  • Prior experience in

    validation of DDR and PCIe protocols

    at both pre- and post-silicon stages.
  • Knowledge of various

    interfaces and standards

    : PCIe, LPDDR, USB, Ethernet, I C, I3C, SPI, etc.
  • Strong understanding of

    bus protocols

    (AXI, AHB, APB) and interconnect fabrics.
  • Ability to understand and validate

    complex datapath flows

    and system-level interactions in SoCs.
  • Ability to create complex datapath scenarios

    in SoC verification environments and

    port them to both pre-silicon and post-silicon validation

    .
  • Proficiency in ASIC verification simulation tools

    (simulation, emulation, and debug environments).
  • Emulation Experience:

    Running simulations and system-level validation on Palladium/Emulation platforms for datapath and SoC scenarios.
  • Firmware Development:

    Hands-on experience in developing

    firmware and bare-metal tests

    to validate datapath scenarios and SoC integration.
  • HAL Development:

    Experience in

    Hardware Abstraction Layer (HAL) development

    to support SoC validation and software bring-up.
  • Experience with

    validation infrastructure development

    : test content, regression automation, and lab equipment integration (oscilloscopes, analyzers, logic probes).
  • Proficiency in

    debugging SoC issues

    using JTAG, trace, waveform capture, and performance counters.
  • Experience with

    gate-level/power-aware validation correlation

    and ATE pattern bring-up.
  • Familiarity with

    performance and stress testing

    , workload generation, and corner-case scenario validation.
  • Cross-Functional Collaboration:

    Ability to work closely with design, verification, firmware, and product engineering teams to reproduce and resolve system-level issues.
  • Proficiency in

    programming/scripting languages

    such as Python, Perl, TCL, and Bash for automation.
  • Methodology Development:

    Define and evolve validation methodology to improve efficiency, coverage, and test portability across projects.
  • Strong written and verbal communication skills.
  • Demonstrated interest in

    ASICs, SoCs, storage controllers, flash memory, and semiconductor components

    .
  • Strong

    team player

    , able to collaborate effectively across validation labs, design centers, and product engineering teams.

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now
Western Digital logo
Western Digital

Computer Hardware Manufacturing

San Jose CA

RecommendedJobs for You