Staff Engineer Verification

7 - 10 years

30 Lacs

Posted:1 week ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

In your new role you will: Be part of a verification team utilizing leading-edge verification tools and methodologies to enable the functional verification of large, and complex memory devices. Responsible for: Designing self-checking test benches using modern verification techniques o Implementing functional coverage and assertions using System Verilog and UVM. Developing TB environment using SV and UVM. Developing test and functional coverage plans based on device specifications. Analyzing and debugging simulation failures, as well as analyzing functional coverage results to guarantee zero defect outcomes. Your Profile You are best equipped for this task if you have: Engineering in Electrical/electronic streams , or equivalent experience. 7+ years experience in constrained-random, coverage driven verification environments. Experience in developing the test bench from scratch using System Verilog (SV) HDVL and UVM (Universal Verification Methodology). Expertise in Gate Level simulations (GLS) a nd have debugged, root caused real netlist issues. A solid understanding of verification concepts and experience designing class-based test benches. C coding, Formal verification methods and Power aware simulation will be an advantage Excellent written and oral communication skills Strong debugging skills, functional simulations and GLS simulations.

Mock Interview

Practice Video Interview with JobPe AI

Start System Verilog Interview Now

My Connections Infineon

Download Chrome Extension (See your connection in the Infineon )

chrome image
Download Now
Infineon
Infineon

Semiconductors

Neubiberg

46,700 Employees

260 Jobs

    Key People

  • Dr. Reinhard Ploss

    CEO
  • Dr. Sabine Best

    Chief Financial Officer

RecommendedJobs for You