Posted:1 week ago|
Platform:
Work from Office
Full Time
In your new role you will: Be part of a verification team utilizing leading-edge verification tools and methodologies to enable the functional verification of large, and complex memory devices. Responsible for: Designing self-checking test benches using modern verification techniques o Implementing functional coverage and assertions using System Verilog and UVM. Developing TB environment using SV and UVM. Developing test and functional coverage plans based on device specifications. Analyzing and debugging simulation failures, as well as analyzing functional coverage results to guarantee zero defect outcomes. Your Profile You are best equipped for this task if you have: Engineering in Electrical/electronic streams , or equivalent experience. 7+ years experience in constrained-random, coverage driven verification environments. Experience in developing the test bench from scratch using System Verilog (SV) HDVL and UVM (Universal Verification Methodology). Expertise in Gate Level simulations (GLS) a nd have debugged, root caused real netlist issues. A solid understanding of verification concepts and experience designing class-based test benches. C coding, Formal verification methods and Power aware simulation will be an advantage Excellent written and oral communication skills Strong debugging skills, functional simulations and GLS simulations.
Infineon
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Infineon
Bengaluru
30.0 - 30.0 Lacs P.A.
Bengaluru
14.0 - 18.0 Lacs P.A.
Bengaluru
15.0 - 19.0 Lacs P.A.
Bengaluru
14.0 - 18.0 Lacs P.A.
Bengaluru
14.0 - 18.0 Lacs P.A.
Bengaluru
14.0 - 18.0 Lacs P.A.
Bengaluru
12.0 - 22.0 Lacs P.A.
10.0 - 20.0 Lacs P.A.
Experience: Not specified
15.0 - 20.0 Lacs P.A.
Bengaluru, Dallas
55.0 - 60.0 Lacs P.A.