Posted:2 days ago|
Platform:
Work from Office
Full Time
Verification of RTL designs for FPGA -Block/subsystem/chip/system level functional verification
-Implement verification environment in SV using UVM methodology according to the architecture specification
-Development and execution of test cases -Report test results and assist in RTL debug using simulation
-3 - 6 years of hands-on experience of verification in customer projects
-Bachelors/Masters in Electronics Engineering
-Strong communication skills mandatory
Happiest Minds Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
6.0 - 10.0 Lacs P.A.
6.0 - 10.0 Lacs P.A.
5.0 - 10.0 Lacs P.A.
chennai, tamil nadu, india
Salary: Not disclosed
chennai, tamil nadu, india
Salary: Not disclosed
madurai, tamil nadu, india
Experience: Not specified
Salary: Not disclosed
5.0 - 10.0 Lacs P.A.
chennai, tamil nadu, india
Experience: Not specified
Salary: Not disclosed
chennai, tamil nadu, india
Experience: Not specified
Salary: Not disclosed
pune, maharashtra, india
Salary: Not disclosed
