Posted:23 hours ago|
Platform:
Work from Office
Full Time
We are seeking a highly skilled and experienced Synthesis and Static Timing Analysis (STA) expert to join our semiconductor team. The ideal candidate will have a strong background in digital design and a deep understanding of synthesis and STA processes. This role involves working closely with cross-functional teams to ensure the successful implementation and optimization of digital designs. Key Responsibilities: Good Understanding of RTL, Synthesis, LEC, VCLP, Timing Constraints Generation, UPF, Timing Closure and Signoff. Develop TCL scripts and design constraints to perform synthesis, DFT insertion, and static timing analysis. Interface for DFT strategy and implementation. Responsible for design convergence in timing and logic equivalence. Experience with EDA tools like Genus, Fusion Compiler, Primetime, Tempus, LEC, VCLP. Knowledge of scripting languages such as Perl, Python, or TCL. Qualifications Exp : 2 to 5 years of experience Company Description
Renesas Electronics India Pvt. Ltd.
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Renesas Electronics India Pvt. Ltd.
Hyderābād
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Pune, Maharashtra, India
Salary: Not disclosed
5.0 - 7.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
Bengaluru
25.0 - 30.0 Lacs P.A.
6.0 - 9.0 Lacs P.A.
Experience: Not specified
12.5 - 20.0 Lacs P.A.
Dhule, Maharashtra, India
3.5 - 9.0 Lacs P.A.
4.8 - 9.6 Lacs P.A.