Senior Design Verification Engineering

3 - 8 years

5 - 10 Lacs

Posted:2 days ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Position: Senior Engineer, Digital Verification
Experience: Minimum 3 years
Requirements:
  • Extensive hands-on experience (3+ years) in digital verification using SystemVerilog (SV) and UVM methodology
  • Experience in developing verification plans for complex digital blocks
  • Experience in creating testbench environments at IP and/or Subsystem level
  • Experience in constrained random stimulus and coverage closure
  • Strong debugging skills and analytical problem-solving capabilities
  • Familiarity with ARM-AMBA protocols
  • Advantageous: Experience in formal verification and SystemVerilog Assertions (SV-Assertion) coding
  • Advantageous: Exposure to Ethernet standards
Responsibilities:
  • Develop comprehensive verification plans for complex digital modules at IP, Subsystem, and SoC levels
  • Design and implement reusable testbench components, including drivers, monitors, and scoreboards using SV-UVM
  • Work closely with design teams to achieve coverage closure
  • Coordinate with silicon test and evaluation teams to develop and deliver test patterns

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Analog Devices logo
Analog Devices

Semiconductors

Norwood

RecommendedJobs for You