Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Bengaluru
>
Advanced Micro Devices, Inc
>
Manager Silicon Design Engineering

Manager Silicon Design Engineering

Advanced Micro Devices, Inc

10 - 15 years

11 - 15 Lacs

Bengaluru

Posted:1 week ago| Platform:

Apply

Skills Required

Unix Graphics C++ Linux Project management SOC Verilog Workflow Perl Python

Work Mode

Work from Office

Job Type

Full Time

Job Description

Front-End Silicon Design Integration (FEINT) Manager

The role:

A Front-End Silicon Design and Integration (FEINT) Manager role in our Security IP (SECIP) development team, where a large number of embedded micro-processor subsystems, hardware accelerators and other IPs vital to improve system performance and functionality are designed and verified. These IPs provide high performance functions to System on Chip (SoC) products across all AMD business units such as client computers, servers, discrete graphics, and gaming. As a hands-on FEINT manager, you will lead a number of FEINT engineers, work on performing RTL synthesis and PPA (performance, power, area) analysis in order to improve the QoR (quality of result) of RTL designs, creating, adopting and automating RTL static design rule checks, conducting ECO and LEC validations, as well as supporting SOC integration of the IPs.

The person:

An experienced FEINT engineering leader with strong records of technical leadership and hands-on execution to drive RTL synthesis, PPA analysis, ECO, and static verification tasks to timely completion. A technical mentor and forward-thinking leader who demonstrated strong capability in establishing advanced FEINT methodology and workflow, anticipating / analyzing / resolving technical and planning issues, and enjoyed interacting with team members. A strong written and verbal communicator with strong problem solving and attention to detail skills along with professional interpersonal communication capability.

Key responsibilities:

Develop, adopt strategy, concept and scripting solutions for RTL synthesis, timing path analysis and PPA analysis at the subsystem level as well as at the block level RTL designs to drive for continued improvement of QoR
Develop, adopt ECO strategy, concept and scripting solutions for netlist and/or conformal assisted RTL ECO and LEC validations
Develop, adopt strategy, concept and scripting solutions for RTL static design rule checks in collaboration with RTL design team and the corporate methodology team
Manage FEINT regression process, create and improve FEINT workflow, processes, and quality metrics, to drive continuous improvement and positive changes
Manage IP integration support with SoC team, coordinate resolution of IP integration issues with SoC teams
Collaborate with project management and other team leads on FEINT deliverables to the project milestones and on quality metrics

Preferred experience:

A minimum of equivalent 10 years relevant experience in FEINT engineering.
Proven understanding of RTL design, synthesis, and ECO principles
Excellent knowledge with FE design tools such as Design/Fusion Compiler, Prime Time, Power Artist, Conformal, Formality, etc.
Familiar with VCS/Verdi and SPG based (dynamic/static) verification environments
Proficient with Verilog, C/C++ and other scripting languages (e.g. Tcl, Ruby, Perl, Python and Makefile)
Excellent skills with Unix/Linux environment
Familiar with RTL coding techniques for improved PPA-measured QoR
Familiar with RTL coding style for cleanness on design rule checks (LINT, CDC, RDC, etc.)
Good understanding of gate level circuit design and physical level design concept and methodology
Excellent communication skills (both written and oral)
Strong ability to provide mentorship and guidance to junior and senior engineers, a very effective team player, a positive influencer on team morale and culture
Prior technical management experience is a plus asset

Academic credentials:

Major in Electrical Engineering, Computer Engineering, or Computer Science, or possibly a related field
Masters Degree preferred

Location:

Bangalore India
#LI-RR1

#LI-Linkedin

More Jobs at Advanced Micro Devices, Inc

PMTS Silicon Design Engineer

Bengaluru

Experience: Not specified

INR 15 - 20 Lacs

Sr. Commercial Sales Rep

Bengaluru

10 - 12 yrs

INR 7 - 11 Lacs

MTS Software Development Engineer

Bengaluru

10 - 15 yrs

INR 9 - 13 Lacs

SMTS Silicon Design Engineer

Bengaluru

12 - 15 yrs

INR 15 - 20 Lacs

Hardware Development Lead (High-Speed Digital Design / Board Design)

Hyderabad

12 - 15 yrs

INR 15 - 20 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Advanced Micro Devices, Inc

Semiconductors

Sunnyvale

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Manager Silicon Design Engineering