DFT Engineers 7Rays Semiconductors India Private Limited

5.0 - 9.0 years

0 Lacs

karnataka

On-site

You are an experienced Design-for-Test (DFT) Engineer with over 5 years of hands-on expertise in DFT methodologies and implementation. You should possess a solid understanding of MBIST, Scan, ATPG, and simulation concepts, along with a proven track record of executing industry-standard DFT flows. Your key responsibilities will include performing MBIST insertion, Scan insertion, and ATPG pattern generation using industry-standard EDA tools. You will be conducting MBIST simulations and analyzing results using tools from Cadence, Siemens Tessent, or Synopsys. Additionally, you will execute zero delay and SDF-based timing simulations, and efficiently debug issues using simulators such as VCS, NCSim, or Xcelium in GUI mode. Working with fault models including Stuck-at Faults and Transition Delay Faults (TDF) will be part of your role. You will also be responsible for optimizing and improving scan test coverage using established DFT techniques. The required skills and experience for this position include 5+ years of relevant experience in DFT, hands-on expertise with tools from Cadence, Siemens Tessent, and Synopsys, proficiency in debugging and analysis using VCS, NCSim, or Xcelium, strong analytical and problem-solving skills, and good communication and collaboration skills. Preferred qualifications for this role include experience in DFT automation using scripting languages like TCL, Perl, or Python, and prior exposure to automotive, networking, or high-performance computing SoCs is considered a plus.,

Posted 1 week ago

Apply

Principal Physical Design Engineer Ampere Computing

6.0 - 10.0 years

0 Lacs

pune, maharashtra

On-site

As a PHY Hardening Engineer at Ampere, you will play a pivotal role in the development of cutting-edge expertise in high-speed digital design. You will collaborate with various teams including architects, RTL designers, packaging and PCB design teams, and post-silicon validation groups to optimize layouts, ensure signal and power integrity, and perform chip-level physical design tasks. Your expertise in managing high-speed signals and advanced packaging techniques will be crucial in delivering reliable designs that meet timing, power, and manufacturability requirements. The ideal candidate for this role is a self-motivated individual with a Bachelor's degree and 8 years of related experience or a Master's degree and 6 years of related experience. You should have a strong background in floor planning, bump planning, routing, power grid design, clock design/distribution, and optimization for high-speed digital circuits. Experience in developing high-speed digital layouts, handling chip assembly, and using EDA tools for chip-level physical verification is essential. Additionally, familiarity with signal and power integrity concepts, advanced packaging technologies, and DFT structures will be advantageous. In return, Ampere offers a comprehensive benefits package including premium medical, dental, and vision insurance, parental benefits, retirement plans, and generous paid time off. You will also enjoy fully catered lunches, healthy snacks, and energizing beverages in the office. At Ampere, we nurture an inclusive culture that encourages personal and professional growth, empowering employees to innovate and contribute to a more sustainable future through industry-leading cloud-native designs. Join us at Ampere and be part of our journey to invent the future of computing.,

Posted 1 month ago

Apply

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.