Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in karnataka
>
UST
>
Associate III - VLSI-Physical Design-SV

Associate III - VLSI-Physical Design-SV

UST

5 - 9 years

0 Lacs

karnataka

Posted:3 weeks ago| Platform: Shine logo

Apply

Skills Required

physical design floor planning innovus signoff sta

Work Mode

On-site

Job Type

Full Time

Job Description

The role requires a Physical Design Engineer with a strong foundation in the basic fundamentals of C-MOS technology. You are expected to possess a deep understanding of the PD Flow for both flat and hierarchal designs. Your responsibilities will include independently handling RTL/Netlist to GDSII at block level/SS/SoC and having experience in multiple tape outs with a focus on low power implementation. Experience in floor planning, Partitioning, integration at Subsystem/Chip will be considered an advantage. You should have practical experience with Lower technology nodes such as 3nm, 5nm, 7nm, 10nm, 14nm, 16nm, and 28nm. Proficiency in floor planning, placement optimizations, CTS, and routing is essential. You must have hands-on experience in block/top level signoff STA, physical verification checks (DRC/LVS/ERC/antenna), and other reliability checks (IR/EM/Xtalk). Familiarity with industry standard EDA tools from Synopsys, Cadence, and Mentor such as ICC2, Fusion-Compiler, Design Compiler, Primetime, PTSI, IC Validator, Innovus, Genus, Tempus, Encounter, Nanoroute, Calibre, StarRC, Redhawk, and voltage storm is required. Exposure to DMSA flow for ECO generation and implementation is beneficial. A good understanding of VLSI process and proficiency in scripting using TCL, Perl are necessary. Key Skills: Physical design, Innovus, Floor Planning, Signoff STA,

More Jobs at UST

Architect II - Technical SAP ABAP

Bengaluru

12 - 15 yrs

INR 0 - 0 Lacs

Lead I - SAP FICO with PS (Project Systems) and RAR

Bengaluru

5 - 7 yrs

INR 0 - 0 Lacs

Lead II - SAP ABAP

Bengaluru

7 - 9 yrs

INR 0 - 0 Lacs

Procurement

Bengaluru, Karnataka

Experience: Not specified

Salary: Not disclosed

Manual & Python Automation

Bengaluru, Karnataka

Experience: Not specified

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

UST

IT Services and IT Consulting

Aliso Viejo CA

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Associate III - VLSI-Physical Design-SV