Jobs
Interviews
UST logo

Associate III - VLSI IO

3 - 5 years

8 - 9 Lacs

Bengaluru

Posted:4 months ago| Platform: Naukri logo

Apply

Skills Required

C++ VHDL DFT VLSI USB Ethernet Test planning Perl System verilog Physical design

Work Mode

Work from Office

Job Type

Full Time

Job Description

Ability to e xecute any small to mid size customer project in any field of VLSI Frontend Backend or Analog design with minimal supervision
Outcomes:
  1. Work as an individual contributor to own any one task of RTL Design/Module and provide support to junior engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc.
  2. Independently analyze and complete the assigned task in the defined domain(s) successfully and on-time
  3. On time quality delivery approved by the project lead/manager
Measures of Outcomes:
  1. Quality -verified using relevant metrics by Lead/Manager
  2. Timely delivery - verified using relevant metrics by Lead/Manager
  3. Reduction in cycle time and cost using innovative approaches
  4. Number of trainings attended
  5. Number of new projects handled
Outputs Expected:
Quality of the deliverables:
  1. Ensure clean delivery of the design and module in-terms of ease in integration at the top level
  2. Meet functional spec / design guidelines 100% of the time without any deviation or limitation
  3. Documentation of the tasks and work performed

Timely delivery:
  1. Meeting project timelines as requested by the program manager
  2. Support the team lead in intermediate tasks delivery

Team Work:
  1. Participation in team work; supporting team members/lead at the time of need
  2. Able to perform additional tasks in-case any team member(s) is not available

Innovation Creativity:
  1. Automate repeated tasks to save design cycle time as a necessary approach
  2. Participation in technical discussion
    training forum
Skill Examples:
  1. Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice (any one)
  2. EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC/Innovus/Olympus ETS/TK/FS PT/Tempus Calibre etc. (any one)
  3. Technical Knowledge: (any one)a. Partially implement IP Spec Architecture Design Micro Architecture Functional Spec Test Plan Verificationb. Strong in Bus Protocol AHB / AXI / PCIe / USB / Ethernet / SPI / I2C Microprocessor architecturec. Strong knowledge in Physical Design / Circuit Design / Analog Layout d. Strong understanding of Synthesis DFT Floorplan Clocks PR STA Extraction Physical Verificatione. Strong knowledge of Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design
  4. Technology: CMOS FinFet FDSOI - 28nm / 22nm / 16ff / 10nm and below
  5. Strong communication skills
  6. Good analytical reasoning and problem-solving skills with attention to details
  7. Able to deliver the tasks on-time per quality guidelines and GANTT in every instance.
  8. Required technical skills and prior design knowledge to execute the assigned tasks
  9. Ability to learn new skills in-case required technical skills are not present to a level needed to execute the project
Knowledge Examples:
  • Frontend / Backend / Analog Design:a. Project experience in any of the design by executing any one of - RTL Design / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc.b. Strong understanding of the design flow and methodologies used in designing
  • Understanding of the technical specs and assigned tasks:
  • Understand the assigned tasks and have strong knowledge to execute the project tasks assigned by the client / manager as per shown skill
    Experience- 4+yrs Analog Layout Candidate should work independently on block level and chip level Analog layout design, coordinating with the circuit designer the project lead. Candidate should have minimum 3+ years of hands-on experience in Analog layout. Custom layout experience in DAC, ADC, Band gap, Regulators, LDOs etc. Knowledge of finfet or technology exposure to 28nm or below is an added advantage. Full Understanding of IC fabrication and reliability issues. Full familiarity with Cadence-Virtuoso, PVS, ASSURA and Calibre tools. Outstanding written and verbal communication skills.

More Jobs at UST

Architect II - Technical SAP ABAP

Bengaluru

12 - 15 yrs
|

INR 0 - 0 Lacs

Lead I - SAP FICO with PS (Project Systems) and RAR

Bengaluru

5 - 7 yrs
|

INR 0 - 0 Lacs

Lead II - SAP ABAP

Bengaluru

7 - 9 yrs
|

INR 0 - 0 Lacs

Procurement

Bengaluru, Karnataka

Experience: Not specified

|

Salary: Not disclosed

Manual & Python Automation

Bengaluru, Karnataka

Experience: Not specified

|

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Google Play App Store
coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
UST logo
UST

IT Services and IT Consulting

Aliso Viejo CA

RecommendedJobs for You

UST logo

Associate III - VLSI IO

UST

Bengaluru, Karnataka, India