5.0 - 10.0 years
25.0 - 30.0 Lacs P.A.
Bengaluru
Posted:2 weeks ago| Platform:
Work from Office
Full Time
As a member of the NBIO IP Physical aware group, you will help bring to life cutting-edge designs. As a member of the Physical aware person, you will work closely with the architecture, IP design, Physical Design teams, and product engineers to achieve best quality and PPA for complex IPs THE PERSON: A successful candidate will work with senior silicon design engineers. The candidate will be highly accurate and detail-oriented, possessing good communication and problem-solving skills. KEY RESPONSIBLITIES: STA, timing analysis. Interface timing analysis, generate ECO. Primetime expert. Synthesis of Complex IPs, constraint developement. Develop feedback to RTL team for physically driven microarchirtecture changes, Manage data for shared design across multiple projects. corrdintation with multiple SOC for complex IPs PREFERRED EXPERIENCE: Understanding of STA and synthesis design cycle. 5+ experience in physical design and syntheis domain ACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical Engineering
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
25.0 - 30.0 Lacs P.A.
5.0 - 11.0 Lacs P.A.
Experience: Not specified
5.0 - 9.53 Lacs P.A.
5.0 - 9.53 Lacs P.A.
Experience: Not specified
5.0 - 9.53 Lacs P.A.
25.0 - 30.0 Lacs P.A.
Hyderabad, Telangana, India
Experience: Not specified
Salary: Not disclosed
25.0 - 30.0 Lacs P.A.
25.0 - 30.0 Lacs P.A.
22.5 - 27.5 Lacs P.A.