4.0 - 9.0 years
25.0 - 30.0 Lacs P.A.
Bengaluru
Posted:2 weeks ago| Platform:
Work from Office
Full Time
The Unified Memory Controller team is looking for a passionate and self-motivatived design engineer to join our growing team. As a key contributor , you will be part of a leading team that develops industry-leading memory controllers used across a wide variety of AMD products. THE PERSON: You have a passion for modern, complex processor architecture, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/ time zone s . You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems. KEY RESPONSIBILITIES: Microarchitectural design and RTL implementation of IP features Analyze RTL design for power optimization and timing optimization Collaborate with Design verification team to execute on design features/timing/synthesis Participate in design specification and RTL code reviews PREFERRED EXPERIENCE: Digital design engineering experience with 4+ Years. Excellent knowledge of verilog, system verilog, C and a scripting language; experience with python, perl and tcl Proficient in debugging RTL code using simulation tools Knowledge of clockign architectures, synchronization, and CDC methodology DDR, memory controller design experience is preferred Strong understanding of computer architecture ACADEMIC CREDENTIALS: Bachelors or Masters degree in computer engineering/Electrical Engineering
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
25.0 - 30.0 Lacs P.A.
5.0 - 11.0 Lacs P.A.
Experience: Not specified
5.0 - 9.53 Lacs P.A.
5.0 - 9.53 Lacs P.A.
Experience: Not specified
5.0 - 9.53 Lacs P.A.
25.0 - 30.0 Lacs P.A.
Hyderabad, Telangana, India
Experience: Not specified
Salary: Not disclosed
25.0 - 30.0 Lacs P.A.
25.0 - 30.0 Lacs P.A.
22.5 - 27.5 Lacs P.A.