Sr Design Verification Engineer

7 - 9 years

5 - 8 Lacs

Posted:2 weeks ago| Platform: Foundit logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Must Have skills (Technical + Behavioral)

  • Methodology: UVM
  • Languages: System Verilog
  • Verification knowledge is must. Person should have worked on UVM based design verification
  • Should have expertise in either IP level DV or SoC level DV
  • Protocol Knowledge: PCIe OR Ethernet OR DDR OR AXI/ SPI/ UART or any other protocol
  • >7Y Person should have lead a team of 5 member team for technical side of project
  • Good oral and written communication skills. This job requires the ability to work effectively within diverse teams.

Good to Have skills (Technical + Behavioral)

  • Knowledge of the Perl Scripting language
  • Intel project experience

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

bengaluru, karnataka, india

chennai, tamil nadu, india